Status of ARCADIA project



Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays

Romualdo Santoro, on behalf of the ARCADIA Collaboration

Università dell'Insubria and INFN – Milano





ARCADIA DMAPS R&D



ARCADIA: Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays

- CMOS sensor design and fabrication using LF 110nm technology
 - Sensor R&D, CMOS IP Design, Chip Integration, Data Acquisition
 - MD3: demonstrator full-chip FDMAPS for Medical (pCT), future leptonic colliders and space instruments
 - Scalable FDMAPS architecture with very low-power: 10 mW/cm2
 - Fully-depleted monolithic active micro strips with fully-functional embedded readout electronics
 - Ongoing R&D for the implementation of monolithic CMOS sensors with gain layer for fast timing
 - Custom BSI process allow to develop fully-depleted thick sensors (400µm) for X-ray imaging







Sensor Concepts and post-processing





- n-type high resistivity active region + n-epi layer (reduces punch-through current between p+ and deep pwells)
- sensing electrodes can be biased at low voltage (< 1V)
- BSI Reverse-biased junction: depletion grows from back to top
- Ongoing R&D: Fully Depleted PAD sensors with gain layer

HR wafers - no backside lithio





thinning, lithography, backside p+ implantation and laser

annealing, insulator and metal deposition to create

HR wafers - backside litho

n-epi thickness: High Resistivity n-type S Maskless backside implantation

thinning, backside p+ implantation and

laser annealing, no patterning on backside

Courtesy of n-eni2 L. Panchieri thickness: High Resistivity n-epi 1 p+ substrate Total thickness: 300um

p+ wafers - double epi

thinning down to 100μ m total thickness on a p+ starting substrate, active thickness below 50 µm



é

The 3rd Muon Precision Physics Workshop (MPP2024)

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 67, NO. 6, JUNE 2020, DOI: 10.1109/TED.2020.2985639

Active

48um



Different R&Ds in the same platform



- MD3: Main Pixel Demonstrator
- MAPS and test structures for PSI (CH)
- MATISSE Low Power (ULP front-end for space instruments)
- pixel and strip test structures down to 10µm pitch
- ASTRA 64-channel mixed signal ASIC for Si-Strip readout
- 32-channel monolithic strip and fully-functional readout electronics
- (ER2) HERMES: small-scale demonstrator for fast timing
- (ER3) Small-scale demonstrator of a X-ray multi-photon counter
- (ER3) Wafer splits with timing layer, new R&D towards <<50 ps timing performance: test structures and
- (ER3) MADPIX: multi-pixel active demonstrator chip for fast timing



Nice summary in the M. Rolo's talk @ a recent workshop







R. Santoro

MD3: pixel main demonstrator



- Monolithic active pixel with sensor thickness between 50 μ m and 500 μ m
- Operation in full depletion with fast charge collection by drift, small collecting electrode for optimal signal-to-noise ratio
- Scalable readout architecture with ultra-low power capability (10 mW/cm2)
- Compatibility with standard CMOS fabrication processes
- □ Technology LF11, 110nm CMOS node (quad-well, both PMOS and NMOS), high-resistivity bulk
- Custom patterned backside, patented process developed in collaboration with LFoundry





The 3rd Muon Precision Physics Workshop (MPP2024)





MD3: chip floorplan





Top Padframe Auxiliary supply, IR Drop Measure

Matrix

512x512 pixels, Double Column arrangement Pixel size 25 x 25 μm^2

End of Sector (x16)

Reads and Configures 512x32 pixels

Sector Biasing (x16)

Generates I/V biases for 512x32 pixels

Periphery

SPI, Configuration, 8b10b enc, Serializers

Bottom Padframe Stacked Power and Signal pads



The 3rd Muon Precision Physics Workshop (MPP2024)

R. Santoro



MD3: chip architecture







Low Rate mode

- Pixel size $25 \ \mu m \ge 25 \ \mu m$, Matrix core $512 \ge 512$, $1.28 \ge 1.28 \ cm^2$ silicon active area, "side-abuttable"
- Triggerless data-driven readout and low-power asynchronous architecture with clockless pixel matrix
- Event rate up to 100 MHz/cm2 (from design and post-layout simulations: to be demonstrated)
- □ High-rate operation (16 Tx): 17-30 mW/cm² depending on transceiver driving strength (measured)
- □ Low-power operation (1 Tx): 10 mW/cm² (measured)







TXT.





- □ Each FEB is equipped with 1 MD3
 - Connection to external low jitter Clock (via SMA connectors)
- 2 Samtec FireFly connectors for one MD3 (clock, SPI, data, testpulse, reset)
- One FPGA board (KC705) serves up to 3 FEBs (mini-telescope)
- Breakout board to convert FMC to Samtec Firefly connectors
- IGb ETH protocol for data transmission



The 3rd Muon Precision Physics Workshop (MPP2024)





DAQ hardware





DAQ firmware: data push architecture











UDIO.

MD3: readout rate



ARCADIA Target: 100MHz/cm2

- Chip readout rate in details:
 - 16 serial links operated in parallel: 640 Mbit/s (nominal speed): used @ 200 Mbit/s (sync stability)
 - l pixel requires 32 bit (coordinates + time stamp)
 - If more pixels share the same core they are readout in the same 32bit data stream
 - Chip data flow = 100 M hits/s*
- Present DAQ serves up to 3 MD3 with a maximum data flow of 1 Gbit/s
 - Measured 10 MHz/chip: bottleneck set by the communication protocol
- □ 3 MD3 at full speed requires 10Gbit/s
 - Optical link (10Gbit) would allow to reach the target performance

Additional information:

- Time tag resolution = 200 ns (5MHz clock cycle)
- Device T_{1} Power consumption in high rate mode < 30 mW/cm² (measured)

*Chip data Flow = (200 Mbit/s*16 Lines) /32 bit \approx 100 M hits/s









First tests with particles

Plane bot

300 400

20











600

500

400

300

200

100

Cosmic run



- Threshold \approx 290 e-, MPV = 4 pixels
- More than 90% of clusters with less than 6 fired pixels



Cosmic rays (tilted sensor)





Test beam at FNAL

- Mini-telescope with 3 MD3, 200 µm thick sensors
- 120 GeV proton beam
- Performance studies as a function of sensor HV, thresholds and tracks angle
- Parameters under study: cluster size, collection efficiency and spatial resolution
- All results are preliminary: analysis still on-going

The INFN-PD Test-beam Team:

Sabrina Ciarlantini, Caterina Pantouvakis, Michele Rignanese, Alessandra Zingaretti, Piero Giubilato, Jeffery Wyss, Serena Mattiazzo, Chiara Bonini, Davide Chiappara, Devis Pantano, Patrizia Azzi e Rosario Turrisi

At FNAL:

Irene Zoi, Nicola Bacchetta, Artur Apresyan, Aram Hayrapetyan, Pierce Affleck













Data analysis strategy



- Clusters definition: adjacent pixels (no "holes") close in time (time window)
- Tracking performance measured selecting clean events: one cluster per plane
- □ Alignment procedure:
 - One of the external planes used as reference
 - Preliminary alignments based on cluster correlation plots
 - Central plane aligned using residual distributions (tracks cluster position)
 - Tilt correction using y-residual VS x-coord and viceversa (x-residual VS y-coord)
 - Final alignment performed after tilt correction with residual distributions
- \Box Efficiency measured in a fiducial region of 275 μm correlated to the extrapolated track







The 3rd Muon Precision Physics Workshop (MPP2024) S. Ciarlantini, C. Pantouvakis, M. Rignanese, A. Zingaretti









DUT cluster size analysis @VCASN = 5 (~ 600 e-)







\approx 96% of clusters within a 2x2 pixel box



S. Ciarlantini, C. Pantouvakis, M. Rignanese, A. Zingaretti





Data analysis: cluster size

DUT cluster size analysis @VCASN = 5 (~ 600 e-)



Workshop (MPP2024)

dim-x VS dim-y for DUT at VCASN = 5 Preliminary 104 102 101 2 5 6 10 з 4 8 9 x dimension [pix]

M. Rignanese, A. Zingaretti

 $\approx 96\%$ of clusters within a 2x2 pixel box

UDIO

Cluster size (DUT) as a function of discriminator thresholds and incidence track angle

R. Santoro







Residuals plots @VCASN = 5 (~ 600 e-): contributions from tracking still included

 \Box angle of tilt = 0°



Data analysis: efficiency



Efficiency plot VS Threshold (from 800e- down to 300 e-)



Average efficiency of 99.41 \pm 0.01 %

Spatial cut = 5 pixels



The 3rd Muon Precision Physics Workshop (MPP2024) S. Ciarlantini, C. Pantouvakis, M. Rignanese, A. Zingaretti

R. Santoro



Summary of MD3 performance



- Active area of 1.28 x 1.28 cm²
 - $200 \mu m$ thick sensor qualified on beam
 - $50\mu m$ thick sensor available: to be qualified on beam soon
- □ Readout rate of $100MHz/cm^2$ achievable with power consumption < 30 mW/cm²
- Preliminary result from test beam
 - \Box Single point spatial resolution better than $4\mu m$
 - Detection efficiency better than 99%
 - Time tag of 200ns associated to the event







Summary of MD3 performance

- Active area of $1.28 \times 1.28 \text{ cm}^2$
 - $200\mu m$ thick sensor gualified on beam
 - $50\mu m$ thick sensor available: to be gualified on beam soon
- Readout rate of 100MHz/cm² achievable with power consumption < 30 mW/cm²
- Preliminary result from test beam
 - Single point spatial resolution better than $4\mu m$
 - Detection efficiency better than 99%
 - Time tag of 200ns associated to the event
- The MD3's low thickness and low power are important points to get low material budget in front of the tracks
- The small chip area requires the use of overlap regions, which must be carefully quantified







