# **RadPix: Brainstorming**

Eva Vilella and many others... University of Liverpool vilella@hep.ph.liv.ac.uk



# **Requirements – From physics (discussion in progress)**

#### RadPix must have (for Mighty Tracker):

Parameter	Value
Chip size [cm × cm]	~ 2 × 2
Sensor thickness [µm]	200
Pixel size [μm × μm]	< 100 × 300
Time resolution [ns]	3 (must be within 25 ns window)
Inactive area [%]	< 5
Power consumption [W/cm <sup>2</sup> ]	0.15
Data transmission [Gbits/s]	4 links × 1.28 Gbit/s, multiplexed to 2 and 1 links
Data rate [MHz/cm <sup>2</sup> ]	17
NIEL [1 MeV n <sub>eq</sub> /cm <sup>2</sup> ]	3E14 (includes 2 safety factor already)
TID [MRad]	40





\* From FDTR ; the hit density is currently under revision

From LHCb upgrade electronics workshop 2024 (Fabrice Guilloux)



# **Requirements – Compatibility with LHCb online system**

#### RadPix must:

- Run with the <u>LHC clock at 40 MHz</u> (already exists in RD50-MPW chips)
- Use the <u>lpGBT protocol</u> for communication (NEW!)
  - Maximum input voltage 1.2 V (HV-CMOS chip has VDD = 1.8 V)
  - Protocol compliance (VELO scrambler (8b/10b encoding), clock-data recovery, etc.)
  - I/O standards (LVDS, CML)
  - Clocking requirements (clock tolerance, jitter and synchronisation method between HV-CMOS chip and lpGBT) and latency
  - Data rate (≤10.24 Gbps)
  - ...

#### Meet <u>Timing and Fast Control (TFC)</u> + <u>Experiment Control System (ECS)</u> (NEW!)

- TFC controls the entire readout of the LHCb detector. It is essential for ensuring that the entire detector is working in a synchronised manner, with minimal delays between collision events and data collection
- Full details here





- RadPix contents (assumptions)
  - Chip ring (width 100  $\mu$ m)
  - Pixel matrix
    - 100  $\mu$ m × 100  $\mu$ m pixels
    - <u>192</u> rows × 198 columns
    - Total of <u>38,016</u> pixels
  - Digital periphery
  - I/O pads
- Fill-factor requirement
  - Dead area <5%</li>
- A bit of maths
  - Sensitive area = # pixels × pixel area

UK Research and Innovation

- Sensitive area = 3.8016 cm<sup>2</sup>

ŘŤ

← Dead area = 100 × [1 – (sens.

0.08 cm area/total area] = 4.96%



Ř

6

# **Pixel electronics as in RD50-MPW4**

#### **Analogue readout**

Digital readout



- Column drain architecture (FE-I3 style)
- Electronics to
  - Mask noisy pixels (MASK)
  - Possibility to pause digitisation of new hits until readout is complete (FREEZE)
  - 8-bit SRAM shift register for serial configuration
    - Pixel-trimming to compensate for threshold voltage variations (4-bits)
    - Flag to mask noisy pixels (1-bit)
    - Signals to enable/disable calibration circuit (1-bit), SFOUT (1-bit), COMPOUT (1-bit)







#### **RD50-MPW4 block diagram**







#### 16.09.2024 – Brainstorming meeting @ Liverpool – Eva Vilella

9 K UK Research and Innovation

UNIVERSITY OF

LIVERPOOL

# **Pixel electronics as in MightyPix and LF-MightyPix**



**张** 

10

#### Pros. and cons of each option

	Pros	Cons	
ln-pixel (RD50-MPW)	Reduces dead area Dead area does not scale with matrix size No crosstalk Proven to work (MonoPix)	Larger pixel capacitance (pixel needs larger PSUB) → higher noise Potential clock Pot distribution problems pov (buffers needed) (for	tential higher wer consumption r buffers)
In periphery (MightyPix)	Simpler clock distribution Potential lower power consumption Proven to work (ATLASPix)	Pixel location dependent gradients (COMPOUT routing lines have different lengths)→ worse timing resolution Larger dead area (should still be possible to meet <5% requirement), it scales with matrix size	Potential crosstalk problems ough metal layers to APOUT to peripheral al readout in full-size hits use of high metal layers for powering

16.09.2024 – Brainstorming meeting @ Liverpool – Eva Vilella



LIVERPOOL

#### Data word

- LHCb uses 32-bit data words (or multiples of 32-bit)
  - More bits per hits means smaller data rate
- In RadPix we need:
  - Row address: 9-bit (2^9 = 512 values, RadPix will have >256 pixels in a <u>double</u> column)
  - Column address: 7-bit (2^7 = 128 values, RadPix will have <100 double columns)</li>
  - Leading edge time-stamp: 8-bit (is this enough? We probably want more?)
  - Trailing edge time-stamp: 8-bit (is this enough? We can probably survive with less?)
  - TOTAL so far = 32-bit
  - Recommendation to leave a few unused bits for sync pattern + detecting potential errors



#### Data rate

#### RadPix sensitive area :

- (192 rows × 198 columns) × 100  $\mu$ m × 100  $\mu$ m = 3.8016 cm<sup>2</sup>
- Maximum rate sent off chip w/o any losses:
  - (4 × 1.28 Gbit/s) / (32-bit × 3.8016 cm<sup>2</sup>) = 42 MHz/cm<sup>2</sup>
  - Good enough for the Mighty Tracker, but not for the UP
  - Depth of FIFOs in the periphery to avoid loosing hits? In other words, how many hits need to store? (num. of 1.28 Gbit/s is four per 2 cm × 2 cm chip)



## **Voltage regulation**

- RadPix allowed power consumption
  - $0.150 \text{ W/cm}^2$
  - Chip requires a few different power domains (VDDA, VDDD, VSSA)

#### Mighty Tracker staves

- Will have 4-5 chips per serial group
- How many on a chain not decided yet



#### MightyPix1 block diagram



LIVERPOOL

# MightyPix1 block diagram – Missing blocks



16



#### 16.09.2024 – Brainstorming meeting @ Liverpool – Eva Vilella



IVERPOO

17



16.09.2024 – Brainstorming meeting @ Liverpool – Eva Vilella

#### 18 WK Research and Innovation

IVERPOO

#### LF-MightyPix, MightyPix2 – Improvement









(b) Simulated MightyPix2 readout efficiency in the over 99% region.

Figure 7.3.1: While the simulated readout efficiency of MightyPix1 (blue) drops off before the readout limit of  $23.75 \text{ MHz cm}^{-2}$  (blue dashed line) is reached, the simulated efficiency of the proposed MightyPix2 readout system (orange) is over 99% up to the new readout limit of  $31.66 \text{ MHz cm}^{-2}$  (orange dashed line). The blue and orange bands show the C-P interval. They are too narrow to be visible in (a).



Figure 7.3.6: (a) At a hit rate of  $40 \text{ MHz cm}^{-2}$  the simulated hits are evenly distributed across the pixel matrix (heat map) for the simulations with the improved readout mechanism for MightyPix2. The hits are evenly distributed across the columns (histogram above) and rows (histogram beside the heat map). (b) The missing hits are evenly distributed across the columns but nearly all of them occurred in the top quarter rows.







- RadPix contents (assumptions)
  - Chip ring (width 100  $\mu$ m)
  - Pixel matrix
    - 100  $\mu m \times 100 \ \mu m$  pixels
    - <u>192</u> rows × 198/4 columns
    - Total of <u>9,504</u> pixels
  - Digital periphery
  - I/O pads
- Fill-factor requirement
  - Dead area <5%</li>
- A bit of maths
  - Sensitive area = # pixels × pixel area

UK Research and Innovation

- Sensitive area = 0.9504 cm<sup>2</sup>
- Dead area = 100 × [1 (sens. area/total area] = 4.96%

20





21

¥¥.

# **RadPix submission plan**

- RadPix1 (0.5 cm × 2 cm):
  - Submission spring 2025
  - Delivery of fabricated samples November 2025

#### RadPix2 (2 cm × 2 cm):

- Submission ...
- Delivery of fabricated samples ...





# **RadPix submission plan**

- MLM3 (potentially):
  - Maximum MLM 1×3 area is 25 mm x 9 mm
  - Submission date spring 2025

		25 mm				
		<mark>5</mark> mm	<mark>5 mm</mark>	5 mm	5 mm	<mark>5 mm</mark>
9 mm	5 mm	Chip1	RadPix			
	4 mm	Chip2	Chip3 Chip4 Chip5			ip5



# **Back up slides**



#### **RD50-MPW chip series**



16.09.2024 – Brainstorming meeting @ Liverpool – Eva Vilella



IVERPOO

# **RD50-MPWx chip series – Overview** • Are TX FIFOs really needed (in LHCb)?

Parameter	RD50-MPW1	RD50-MPW2	RD50-MPW3	RD50-MPW4
Device size [mm x mm]	5 x 5 <sup>(1)</sup>	3.2 x 2.1	5.1 x 6.6	5.4 x 6.3
Pixel matrix size	40 x 78	8 x 8	64 x 64	64 x 64
Pixel size [μm x μm]	50 x 50	60 x 60	62 x 62	62 x 62
P-n spacing [µm]	3	8	8	8
In-pixel electronics	Analogue Digital	Analogue	Analogue Digital	Analogue Digital
Output data	Pixel address Time-stamp	Binary	Pixel address Time-stamp	Pixel address Time-stamp
Digital periphery	78 EOCs 2 LVDs lines	8 EOCs	32 EOCs, with 32-events 24-bit FIFOs 128-events 32-bit TX FIFOs I2C Wishbone bus 1 LVDs line	32 EOCs, with 16-events 24-bit FIFOs 64-events 32-bit TX FIFOs 12C Wishbone bus 1 LVDs line



## **RD50-MPWx chip series – Overview**

Parameter	RD50-MPW1	RD50-MPW2	RD50-MPW3	RD50-MPW4
Chin guard ring frame	None	1 n-ring	1 n-ring	1 n-ring
Chip guard thig frame		6 p-rings	6 p-rings	5 n-/p-rings
Substrate biasing	Through p-stop	Through p-stop	Through p-stop contacts	Through chip edge or
Substrate blasing	contacts	contacts	Through p-stop contacts	backside
		Standard	Standard	
Substrate resistivity	0.5 - 1.1	0.2 – 0.5	Stanuaru 1 O	Standard 3
[kΩ·cm]	1.9	1.9	1.9	
		3	3	
Device thickness [µm]	280	280	280	280
V <sub>BD</sub> [V]	56	120	120	500 <sup>(2)</sup>
l <sub>LEAK</sub> [μΑ/pixel]	1	1E-4	1E-6	1E-6 <sup>(2)</sup>
Depletion depth [µm]	118	110	Not tested	Fully depleted <sup>(2)</sup>
ENC [mV]	50	2	< 140, > 50	50 <sup>(2)</sup>
Efficiency [%]	Not tested	Not tested	> 98	> 99 <sup>(2)</sup>

<sup>(2)</sup>Anticipated values for RD50-MPW4



### RD50-MPW4

#### Chip contents

- Matrix of depleted CMOS pixels with FE-I3 style readout
  - 64 x 64 pixels
  - 62  $\mu$ m x 62  $\mu$ m pixel area
  - Analogue and digital readout embedded in the sensing area
  - Double column scheme to alleviate routing congestion and minimise crosstalk
- Digital periphery
  - 32 EOCs, with <u>16-events</u> 24-bit FIFOs
  - <u>64-events</u> 32-bit TX FIFOs
  - I2C protocol, Wishbone bus and one 640 MHz LVDS link
- Advanced chip rings
- Tests structures (e-TCT, DLTS)
- Fabrication
  - <u>Chip fabricated on 3 kΩ·cm wafers</u> (150 nm HV-CMOS LFoundry)
  - One wafer with topside biasing only, two wafers allow backside biasing as well

16.09.2024 – Brainstorming meeting @ Liverpool – Eva Vilella



#### Delivered in January '24 (topside biased) and February '24 (backside biased)



# **Digital periphery**

- End-Of-Column (EOC) architecture
  - FIFO stores hit data (LE TS, TE TS and ADDR)
  - FSM reads double column
  - Token mechanism to determine which EOC is read out
- Readout
  - Pixel is read out immediately after hit (if FIFO is not full)
  - CU reads EOCs sequentially
  - Data stored temporarily in TX FIFO
  - Data TX unit with LVDS port @ 640 Mbps CONTROLUNIT
- Slow control
  - Based on I2C protocol for external communication using internal Wishbone bus



UK Research and Innovation

К¥

29

#### **Process and sensor cross-section**

#### 150 nm HV-CMOS LFoundry

- P-substrate/DNWELL sensing junction
- Pixel readout electronics embedded inside DNWELL
- CMOS electronics in sensing diode & isolated from DNWELL with PSUB





# Towards RD50-MPW4 – Rings in RD50-MPW3 V1

- Guard ring types
  - V1 old design: n+p GR, large space between n-ring and GR1
  - V2 based on V1: deep n-well replaces standard n-well at GR
  - V3 based on V2: large overhang
  - V4 based on V1: chamfer corner
  - V5 based on V1 & V2: reduced n-well depth from inner to outer GR



V1 V2 V3 V4 V5



UK Research and Innovation

**K**K

31

# **Towards RD50-MPW4 – Rings in RD50-MPW3**

Guard ring types

Edge region

p+

p-bulk

Edge region

p-bulk

p-bulk

Edge region

V2

V3

**V**5

V1 old design: n+p GR, large space between n-ring and GR1

GR3

GR3

GR3

NISO

- V2 based on V1: deep n-well replaces standard n-well at GR
- V3 based on V2: large overhang
- V4 based on V1: chamfer corner

GR4

GR4

GR4

DNW

Field-Plate

DNW

GR5

GR5

V5 based on V1 & V2: reduced n-well depth from inner to oute

GR2

GR2

p-stop

pixel

pixel

n-ring

n-ring

n-ring pixel

GR1

GR1

DNW





16.09.2024 – Brainstorming meeting @ Liverpool – Eva Vilella

NW



#### **RD50-MPW4 – DAQ based on Caribou**





- Xilinx Zynq-7000 SoC board
  ZC706 (ZC702 possible too)
- Control and Readout (CaR) board

NIKHEF

- Provides common services
- Custom chip board
  - Provides chip specific features





( and more sites currently getting ready )



#### **RD50-MPW4 – I-V measurements, topside biased**

- First set of samples without backside processing were received first (W8)
  - Substrate biased to high voltage from top side
  - Thinned to 280 μm
  - Probe station with needles, in darkness and at room T



UK Research and Innovation

LIVERPOOL

34

# **RD50-MPW4 – Evaluation plan**

- Laboratory measurements
  - I-V measurements
    - Study V\_BD, I\_LEAK and their dependence with temperature
  - Edge TCT measurements
    - Study dependence of depletion depth with V\_HV
  - Active pixel matrix
    - Identify optimised DAC settings for matrix bias block
    - Trade-off between pixel performance and power consumption
    - Pixels calibration and parameter extraction (gain, noise)
    - Charge collection efficiency
- Test beam @ DESY in April (TB22)
- Irradiation campaign
  - − NIEL → N-fluence: 1E14, 3E14, 1E15, 3E15, 1E16, 3E16  $n_{eq}$ /cm<sup>2</sup>
  - TID  $\rightarrow$  Evaluate pixel performance up to meaningful dose
- Evaluate unirradiated and irradiated samples, topside and backside biased samples

