Silicon R&D HV-CMOS

Chenfan Zhang on behalf of the HV-CMOS group



HEP Annual meeting 23 May 2025



Liverpool HV-CMOS group



Ben



Chenfan



Jan



Sam

• Design advanced HV-CMOS detectors, make DAQ systems and evaluate them in lab and testbeam.





Eva





Archie

New PhD





HV-CMOS: monolithic pixel detectors

- Monolithic: Sensor and readout electronics in a single silicon wafer.
 - one layer structure: low material (> 50 μ m);
 - no bump-bonding assembly: low production cost (~ $\pounds 100 \text{k/m}^2$);
 - high bias voltage: fast charge collection by drift and wide depletion in substrate \rightarrow high radiation tolerance (5×10^{15} 1 MeV n_{eq}/cm²).

- The Mu3e experiment and LHCb Mighty Tracker Upgrade have chosen HV-CMOS pixel detectors.
- Other possible applications: HL-LHC, CEPC, FCC, and fields outside HEP experiments.











(especially radiation tolerance)





UKRI-MPW1

• Use multiple guard rings to increase breakdown voltage and lower leakage current.



- Use customised low-doped P-type isolation P-shield between pixels, co-developed with LFoundry.
- Backside processing to allow backside biasing.











UKRI-MPW1

Leakage currents before and after irradiation. Cooling is mandatory.



- Full depletion around 200 V before irradiation.
- Achieve ~ 90 μ m depletion in 1e16 sample.









RD50-MPW4

- Fabricated on 3 k Ω ·cm wafers and thinned to 280 μ m.
- Mainly composed of a 64×64 pixel matrix and a digital readout periphery.
- pixel matrix:
 - 62 μ m × 62 μ m pixel size;
 - both analogue and digital readout embedded inside pixel;
 - pixel matrix in double-column architecture.
- readout periphery:

 - I2C protocol for slow control.
 - Serialise data and send out through a 640 Mbit/s LVDS link.
- DAQ based on Caribou.







RD50-MPW4 - Irradiation campaign & I-V

- Neutron irradiation up to at TRIGA Mark III reactor in Ljubljana.
- Leakage current of the whole chip while configured, cooling from 0 °C to -20 °C in a climate chamber.
- Currents jump at ~450 V before irradiation.
- Leakage currents increase after irradiation. Cooling is mandatory.







8

0.0

RD50-MPW4 - Testbeam

- Beamtest at DESY II beamline (4.2 GeV electrons, 10 kHz) Oct. 2024.
- Adenium telescope based on 6 Alpide planes, Telepix2 as timing layer, AIDA-2020 TLU as Rol trigger.
- Chip board cooled to -15 °C using a Peltier based cooling setup.
- Corryvreckan used for data analysis.
- 15.9 µm space resolution.
- ~10 ns time resolution.









Time residual



RD50-MPW4 - Testbeam after irradiation

- Efficiency decreases with irradiation fluence, but recovers with higher bias voltage.
- Difference between topside bias and backside bias is minimal \rightarrow backside processing may already affects the substrate.
- Need to disentangle the effect of backside processing \rightarrow test more samples with no backside processing. • A second irradiation campaign at more intermediate fluences: 5E14, 1E15, 2E15, 3E15, 5E15, on samples with/without backside processing \rightarrow A new testbeam at DESY in June 2025.





1E14 and 3E14 samples are backside processed, 1E15 sample is not backside processed.

10

TID measurements

- Total Ionising Dose (TID) measurement using X-ray machine in Oxford.
- Both UKRI-MPW1 and RD50-MPW4 were irradiated:
 - UKRI-MPW1 was biased, but not powered, leakage currents increased with X-ray dose.

0.0

- RD50-MPW4 was biased and powered. The DAQ was protected by a 5 mm aluminium shield.
- A few components on the DAQ were damaged by the X-ray, due to insufficient shielding. Second run with reinforced 20 mm shield.













Mighty Tracker and Upstream Tracker upgrade.







RadPix design

- - $(\frac{1}{4} \text{ of full size for RadPix1})$



HV-CMOS + LGAD

Cactus-GL:

- pico-second time resolution.
- further testing to come.

Summary

- Six HV-CMOS prototypes have been developed in Liverpool, achieved high radiation tolerance (> 1e15 n_{eq}/cm^2).
- Designing RadPix for LHCb Mighty Tracker upgrade.

