

Silicon R&D HV-CMOS


Chenfan Zhang

on behalf of the HV-CMOS group



UNIVERSITY OF
LIVERPOOL

HEP Annual meeting
23 May 2025




Ben



Chenfan



Eva



Jan



Sam **Graduated**



Sigrid **Graduated**




Archie
New PhD

- Design advanced HV-CMOS detectors, make DAQ systems and evaluate them in lab and testbeam.

HV-CMOS: monolithic pixel detectors

- Monolithic: Sensor and readout electronics in a single silicon wafer.
 - one layer structure: low material ($> 50 \mu\text{m}$);
 - no bump-bonding assembly: low production cost ($\sim \text{£}100\text{k}/\text{m}^2$);
 - high bias voltage: fast charge collection by drift and wide depletion in substrate \rightarrow high radiation tolerance ($5 \times 10^{15} \text{ 1 MeV n}_{\text{eq}}/\text{cm}^2$).



- The Mu3e experiment and LHCb Mighty Tracker Upgrade have chosen HV-CMOS pixel detectors.
- Other possible applications: HL-LHC, CEPC, FCC, and fields outside HEP experiments.




HV-CMOS prototypes from Liverpool

- Developed using LFoundry 150 nm process.


Generic R&D to push the specification limits of HV-CMOS sensors
(especially radiation tolerance)

RD50-MPW1




Traditional sensor
cross-section


RD50-MPW2



RD50-MPW3




RD50-MPW4



Application
specific (LHCb)

RadPix



2017

2018

2019

2020

2021

2022


2023

2024


2025

Alternative sensor
cross-section

UKRI-MPW0




UKRI-MPW1





UNIVERSITY OF
LIVERPOOL


- Use multiple guard rings to increase breakdown voltage and lower leakage current.




- Use customised low-doped P-type isolation **P-shield** between pixels, co-developed with LFoundry.
- Backside processing** to allow backside biasing.





RD50-MPW4




UKRI-MPW1



- Leakage currents before and after irradiation. **Cooling is mandatory.**




- Full depletion around 200 V before irradiation.
- Achieve ~ 90 μm depletion in 1e16 sample.





Hits from a ⁹⁰Sr source

sensor and on-chip electronics

- Still working after 3e15 irradiation.







- Fabricated on 3 k Ω ·cm wafers and thinned to 280 μ m.
- Mainly composed of a **64 × 64 pixel matrix** and a digital **readout periphery**.
- **pixel matrix**:
 - 62 μ m × 62 μ m pixel size;
 - both analogue and digital readout embedded inside pixel;
 - pixel matrix in double-column architecture.
- **readout periphery**:
 - optimised readout periphery for fast chip configuration and data transmission.
 - I2C protocol for slow control.
 - Serialise data and send out through a 640 Mbit/s LVDS link.
- DAQ based on Caribou.






RD50-MPW4 - Irradiation campaign & I-V

- Neutron irradiation up to at TRIGA Mark III reactor in Ljubljana.
- Leakage current of the whole chip while configured, cooling from 0 °C to -20 °C in a climate chamber.
- Currents jump at ~450 V before irradiation.
- Leakage currents increase after irradiation. **Cooling is mandatory.**




RD50-MPW4 - Testbeam

- Beamtest at DESY II beamline (4.2 GeV electrons, 10 kHz) Oct. 2024.
- Adenium telescope based on 6 Alpide planes, Telepix2 as timing layer, AIDA-2020 TLU as RoI trigger.
- Chip board cooled to $-15\text{ }^{\circ}\text{C}$ using a Peltier based cooling setup.
- Corryvreckan used for data analysis.
- $15.9\text{ }\mu\text{m}$ space resolution.
- $\sim 10\text{ ns}$ time resolution.



RD50-MPW4 - Testbeam after irradiation




- Efficiency decreases with irradiation fluence, but recovers with higher bias voltage.
- Difference between topside bias and backside bias is minimal → backside processing may already affect the substrate.
- Need to disentangle the effect of backside processing → test more samples with no backside processing.
- A second irradiation campaign at more intermediate fluences: 5E14, 1E15, 2E15, 3E15, 5E15, on samples with/without backside processing → **A new testbeam at DESY in June 2025.**




1E14 and 3E14 samples are backside processed, 1E15 sample is not backside processed.

TID measurements


- Total Ionising Dose (TID) measurement using X-ray machine in Oxford.
- Both UKRI-MPW1 and RD50-MPW4 were irradiated:
 - UKRI-MPW1 was biased, but not powered, leakage currents increased with X-ray dose.
 - RD50-MPW4 was biased and powered. The DAQ was protected by a 5 mm aluminium shield.
 - A few components on the DAQ were damaged by the X-ray, due to insufficient shielding. Second run with reinforced 20 mm shield.



- Based on RD50-MPW4, develop RadPix for LHCb Mighty Tracker and Upstream Tracker upgrade.




RD50-MPW4
Lfoundry 150nm



64 × 64 pixels
(62 μm × 62 μm)

Step 1- upgrade
from RD50-MPW4
to RadPix

RadPix1
¼ of the final Radpix Lfoundry 150nm




256 × 64 pixels
(80 μm × 80 μm)

Bond pad height ~100um
Guard ring ~250um thickness
Sensitive area =95%

**To be submitted
in Nov. 2025**

Step 2
scale up
To full sensor

RadPix2
Full size RADPIX with 95% sensitive area



256 × 256 pixels
(80 μm × 80 μm)

Bond pad height ~100um
Guard ring ~250um thickness
Sensitive area =95%

**To be submitted
in late 2026**

LHCb Upgrade II

**Received in
early 2024**

- The Radpix sensor design is divided into few work packages:

Pixel Matrix:


- Optimisation of the Pixel array size and power consumption.
- Pixel size $80 \mu\text{m} \times 80 \mu\text{m}$, Matrix size 256 rows \times 64 columns (1/4 of full size for RadPix1)

Readout Periphery:

- RTL description of the digital readout periphery + P&R
- LVDS transmitter and receiver.
- Power-On-Reset block.





Voltage Regulator:

- Design of Shunt LDOs for serial powering.



Cactus-GL:

- Incorporate a gain layer into HV-CMOS technology for pico-second time resolution.
- Charge injection TCAD simulation to observe amplification in current with the addition of gain layer.
- Taking I-V measurements of the fabricated Cactus-GL chip. Initial confirmation of a functional gain layer, with further testing to come.



irfu

UAB

Universitat Autònoma
de Barcelona



UNIVERSITY OF
LIVERPOOL

- Six HV-CMOS prototypes have been developed in Liverpool, achieved high radiation tolerance ($> 1e15 \text{ n}_{eq}/\text{cm}^2$).
- Designing RadPix for LHCb Mighty Tracker upgrade.

