

Design and characterisation of high-speed depleted monolithic active pixel sensor (DMAPS) detectors

Matthew Franks

m.l.franks@liverpool.ac.uk

Supervisors: E. Vilella-Figueras¹, N. Massari², and J. Vossebeld¹

¹University of Liverpool, UK; ²Fondazione Bruno Kessler (FBK), Italy

HEP Annual Meeting


Thursday, 19th December 2019




UNIVERSITY OF
LIVERPOOL

Outline


- Introduction
 - Timelines
 - RD50-MPW1 measurements
 - RD50-MPW2 submission
- **Breakdown voltage (V_{BD}) simulations**
 - Sensing diode electrode spacing
 - Pixel corner geometries
- Summary



RD50-MPW2 and test structure
(*C. Zhang, et al.*)






Timeline




- Nov 2017 ● **RD50-MPW1** Submission (*E. Vilella*)
- June 2017 ● Test structure pixels suffer high leakage current (I_{LEAK}). Cause was investigated
- Feb 2019 ● **RD50-MPW2** Submission (*C. Zhang, M. Franks, S. Powell, E. Vilella, & others*)
- YOU ARE HERE → Jan 2020 ● RD50-MPW2 due date. Testing can begin
- Apr 2020? ● **“RD50-MPW3”** submission? – Another Multi Project Wafer (MPW) in LFoundry technology

LFoundry “Engineering Run”?

My 2019




RD50-MPW2 my contributions



(above) RD50-MPW2 chip (C. Zhang et al.) Highlighted areas show my contributions **(red)** Guard rings included around the edge of the chip **(yellow)** Test structures for edge-TCT measurements **(pink)** Modified standard library pad diodes and analog buffers

- Four test structures for e-TCT and I-V measurements
 - 3μm rounded corners
 - 8μm rounded corners
 - 8μm chamfered corners
 - 8μm square corners
- Included guard rings at the edge of the device
 - Improve leakage current problem
- Modified standard library pad diodes and analog buffers
 - Chamfered corners to improve breakdown voltage
 - Careful placement of “blocking layers” to improve leakage current


RD50-MPW2 my contributions



(above) RD50-MPW2 chip (C. Zhang et al.) Highlighted areas show my contributions **(red)** Guard rings included around the edge of the chip **(yellow)** Test structures for edge-TCT measurements **(pink)** Modified standard library pad diodes and analog buffers

- Four test structures for e-TCT and I-V measurements
 - 3μm rounded corners
 - 8μm rounded corners
 - 8μm chamfered corners
 - 8μm square corners
- Included guard rings at the edge of the device
 - Improve leakage current problem
- Modified standard library pad diodes and analog buffers
 - Chamfered corners to improve breakdown voltage
 - Careful placement of “blocking layers” to improve leakage current

RD50-MPW2 test structures



(above) RD50-MPW2 chip (C. Zhang et al.) (right-top) 3x3 matrix of pixels with 3 μm spacing between electrodes (right-bottom) 3x3 matrix of pixels with 8 μm spacing



3 \times 3 matrix of pixels for edge-TCT

- 50 μm \times 50 μm pixel area
- 3 μm electrode spacing**
- Rounded corners (see next section)
- No readout electronics

3 \times 3 matrix of pixels for edge-TCT

- 60 μm \times 60 μm pixel area
- 8 μm electrode spacing**
- Rounded corners (see next section)
- No readout electronics







RD50-MPW1 breakdown voltage (V_{BD}) simulations




RD50-MPW2 breakdown voltage (V_{BD}) simulations

- Spacing between electrodes was increased from 3 μm (in **RD50-MPW1**) to:
 - 4 μm
 - 6 μm
 - 8 μm (in **RD50-MPW2**)
- Same breakdown simulations were performed to compare with 3 μm spacing


(left) E. Vilella, RD50-MPW2 planning presentation **(right)**
TCAD simulations investigating the effect of increasing
distance between sensing diode electrodes



RD50-MPW2 breakdown voltage (V_{BD}) simulations



RD50-MPW2 test structures



(above) RD50-MPW2 chip (C. Zhang et al.) (right-top) 3x3 matrix of pixels with rounded corners (right-middle) 3x3 matrix of pixels with chamfered corners (right-bottom) 3x3 matrix of pixels with squared corners

3 \times 3 matrix of pixels for edge-TCT

- 60 μm \times 60 μm pixel area
- 8 μm electrode spacing
- Rounded corners**
- No readout electronics


3 \times 3 matrix of pixels for edge-TCT

- 60 μm \times 60 μm pixel area
- 8 μm electrode spacing
- Chamfered corners**
- No readout electronics


3 \times 3 matrix of pixels for edge-TCT

- 60 μm \times 60 μm pixel area
- 8 μm electrode spacing
- Squared corners**
- No readout electronics

RD50-MPW2 pixel corner electric field simulations



RD50-MPW2 V_{BD} simulations I-V curves



Comparison of I-V curve of **square, chamfer, and round** corners:

- **Square** corners:
□ $V_{BD} \approx -70V$
- **Chamfer** corners:
□ $V_{BD} \approx -80V$
- **Round** corners:
□ $V_{BD} \approx -80V$

Round corners simulation ended abruptly

Summary

- Aims
 - Improve **leakage current** for RD50-MPW2 submission
 - Improve **breakdown voltage** for RD50-MPW2 submission
- RD50-MPW2 submitted Feb 2019
 - TCAD simulations of **electrode spacing** showed increase in breakdown voltage
 - TCAD simulations of **corner geometries** show increase in breakdown voltage
- RD50-MPW2 due to be shipped Jan 2020
 - Testing can begin


Backup slides

HEP Annual Meeting
Thursday, 19th December 2019



UNIVERSITY OF
LIVERPOOL

RD50-MPW1 leakage current (I_{LEAK}) simulations




RD50-MPW1 leakage current (I_{LEAK}) simulations


“Ideal”



RD50-MPW1



RD50-MPW2




RD50-MPW1 leakage current (I_{LEAK}) simulations

“Ideal”




RD50-MPW1



RD50-MPW2




RD50-MPW1 leakage current (I_{LEAK}) simulations




Comparison of I-V curves of the three simulations:

- Increase in I_{LEAK} when conductive material is present on the surface (**RD50-MPW1**)
- I_{LEAK} is reduced when conductive material is placed in PWELL (**RD50-MPW2**)


RD50-MPW1 leakage current due to edge defects



- Test structure lies close to the edge of the device
- Defects in silicon lattice **due to dicing** become significant
- Leakage current increases when pixel depletion region is near defect region




RD50-MPW2 guard rings




- Leakage current increases when pixel **depletion region** is near defect region
- n-type guard ring added as safeguard to “collect” leakage current
- p-type guard rings can be added to reduce ‘lateral’ **depletion**

chip edge


RD50-MPW2 guard rings




- PSUB layer can be added to further reduce lateral depletion




RD50-MPW1 leakage current due to edge defects




- Two simulations, with and without edge defects (Damage modelled as amorphous silicon (Noschis *et al.* 2007))
- Simulated I_{LEAK} higher when edge defects are present





RD50-MPW2 reducing I_{LEAK} due to edge defects with guard rings




- Similar I_{LEAK} measured at both pixels
- n-type guard ring acts as another diode, increasing lateral depletion into defect region, but collects additional current




RD50-MPW2 reducing I_{LEAK} due to edge defects with guard rings



- Additional deep p-type well PSUB under guard rings reduces lateral depletion
- This reduces simulated I_{LEAK} further



RD50-MPW1 radiation damage simulation and analysis



Using **RD50-MPW1** pixel simulations:

- Simulations have been run for fluences $2\text{E}13$, $2\text{E}14$, and $2\text{E}15$, and $2\text{E}16$ [$n_{\text{eq}} \cdot \text{cm}^{-2}$]
- Substrate resistivity $\rho = 500 \Omega \cdot \text{cm}$

Type	Energy (eV)	Trap	$\sigma_e (\text{cm}^2)$	$\sigma_h (\text{cm}^2)$	$\eta (\text{cm}^{-1})$
Acceptor	$E_c - 0.42$	VV	$9.5 \cdot 10^{-15}$	$9.5 \cdot 10^{-14}$	1.613
Acceptor	$E_c - 0.46$	VVV	$5.0 \cdot 10^{-15}$	$5.0 \cdot 10^{-14}$	0.9
Donor	$E_c + 0.36$	CiOi	$3.23 \cdot 10^{-13}$	$3.23 \cdot 10^{-14}$	0.9

Table: (D. Pennicard, UoGlasgow, PPT) TCAD simulated “Modified Uni. of Perugia” model charge trapping levels defined within silicon bandgap