R&D of HV-CMOS detectors 2020 HEP Annual Meeting Part II Chenfan Zhang on behalf of the HV-CMOS group



Liverpool HV-CMOS Group



• Who we are:



• What we do: Development of HV-CMOS pixel detectors for HEP experiments.



HV-CMOS: Monolithic Pixel Detectors

- Sensor and readout electronics are embedded in a single silicon wafer.
- Use commercial HV-CMOS processes.
- Advantages:
 - Single layer structure: low material thickness (50 μm)
 - No bump-bonding: Small pixel size (< 50 μm × 50 μm); reduced production cost (~ £100k/m²)
 - High bias voltage: fast charge collection by drift (~ 200 ps) and high radiation tolerance (5×10¹⁵ 1 MeV n_{eq}/cm²)
- The Mu3e experiment has chosen HV-CMOS pixel detectors and many others are considering them: LHCb, proton EDM, PANDA. And applications fields other than HEP experiments.





2020 HEP Annual Meeting Part II, 2021/04/29, Chenfan

CERN-RD50 CM0S Working Group

- **CERN-RD50** collaboration focuses on developing radiation-tolerant detectors.
- Liverpool has the leadership of its CMOS Working Group which does:
 - ► ASIC design
 - ► TCAD simulations
 - ► DAQ development
 - Chip performance evaluation
- Currently involves about 40 researchers from 14 institutes across Europe:







- Development goals:
 - High radiation tolerance (low leakage and high breakdown)
 - excellent time resolution and pixel granularity
- Recent prototypes designed by Liverpool in LFoundry 150 nm HV-CMOS process:



- **RD50-MPW1** test the LF150 process; works well, but has high I_{Leak} and low V_{BD} .
- **RD50-MPW2** fixes the issues in RD50-MPW1 and improves pixel performance.
- UKRI-MPW0 (Liverpool internal project) tests backside biasing.
- **RD50-MPW3** implements large pixel matrices with advanced readout electronics.

RD50-MPW2 Measured Results

- contains test structures and an 8 \times 8 pixel matrix.
- Improvements:
 - ► Low leakage current
 - High breakdown voltage
 - ► Fast analog readout electronics
- Despite the difficulties caused by the pandemic, RD50-MPW2 has been well characterised in Liverpool and other RD50 institutes.











RD50-MPW2 Measured Results

- DAQ system to evaluate performance of readout electronics.
 - ► developed within CERN-RD50
- Two pixel flavours with high processing speed:
 - ► Continuous-reset (~ 500 ns for 30 ke-)
 - Switched-reset (~ 50 ns, but not ToT compatible)









Dead time for different input charge.



• Hit maps of pixel matrix exposed to radioactive source.



2020 HEP Annual Meeting Part II, 2021/04/29, Chenfan

RD50-MPW2 beam test



- Beam test at Rutherford Cancer Centre in Northumberland on 10th May.
- Protons delivered in bunches with a 1 kHz rate
 - ► Beam energy: 70 -229 MeV
 - ► Min beam spot size: 3.5 mm



- First beam test by HV-CMOS group.
- DAQ setup prepared.



RD50-MPW3



- **RD50-MPW3** is being designed within RD50.
- Incorporates the knowledge from RD50-MPW1 and RD50-MPW2.
- Contains large pixel matrix with full analog and digital readout electronics.
- Optimise peripheral readout circuitry to allow high-rate data transmission.
- Explore new amplifier flavours for improvements in timing and power.



UKRI-MPW0 Overview

- UKRI-MPW0 a Liverpool internal project.
- Design by Liverpool HV-CMOS group (WFH) during the lockdown.
- Backside biased with no topside contact
 - Higher breakdown
 - Better radiation tolerance
- 2 large pixel matrices for more statistics.



5.0 mm

UNIVERSITY

0 F





UKRI-MPWO High Breakdown

- High breakdown voltage (~ 1000 V).
- Test Enclosed Layout Transistors (ELT) for better radiation tolerance.
- DAQ development in progress.
- Wafer production completed.
- Backside processing in progress now in IBS.
- Will be delivered in the following weeks.



Summary and Next step

- RD50-MPW2 works well in accordance with design.
- RD50-MPW2 beam test next month. 0
- Receive and test UKRI-MPW0 in the near weeks.
- Submit RD50-MPW3 in October.

I(A) I(D)

II





to be submitted

